
150W, 0.7-1.5GHz 50V High Power RF LDMOS

Description

The MK1510V is a 150W P1dB single ended 50V LDMOS, internally matched for any applications within 0.7-1.5GHz

It is suitable for use in avionics application of 960-1215MHz, and L band application of 1200-1400MHz.

It supports CW, and pulsed and any modulated signal at either saturated or linear application.



Typical performance(on 960-1215MHz application board with devices soldered)

V_{DS}=50V,Idq=20mA, Pulsed CW, 10% duty cycle, 10us pulse width

Freq	P1dB	P1dB	P1dB	P1dB	P3dB	P3dB	P3dB
(MHz)	(dBm)	(W)	Eff(%)	Gain(dB)	(dBm)	(W)	Eff(%)
960	52.57	180.7	62.9	15.19	53.01	200.1	63.3
1030	51.96	156.9	53.6	15.89	52.5	177.7	53.8
1090	52.04	159.9	48.5	14.93	52.62	182.7	49.3
1150	52.58	181.2	51.6	14.48	53.07	202.8	52.0
1215	52.41	174.3	58.9	15.46	52.79	190.1	58.1

Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
DrainSource Voltage	$V_{ exttt{DSS}}$	+115	Vdc
GateSource Voltage	V _{GS}	-10 to +10	Vdc
Operating Voltage	V_{DD}	+55	Vdc
Storage Temperature Range	Tstg	-65 to +150	°C
Case Operating Temperature	Tc	+150	°C
Operating Junction Temperature	T,	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case			
Pulse: Case Temperature 75 C, 150 W Peak, 10usec Pulse Width,	Rejc	0.2	°C/W
10% Duty Cycle, 50 Vdc, 1030 MHz			

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22A114)	Class 2

Table 4. Electrical Characteristics (T_A = 25 °C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
DC Characteristics					
Drain-Source Breakdown Voltage	Vpss	115			V
(V _{GS} =0V; I _D =100uA)	V DSS	115			V
Zero Gate Voltage Drain Leakage Current				10	
$(V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V})$	I _{DSS}			10	μΑ
GateSource Leakage Current				4	
$(V_{GS} = 6 \text{ V}, V_{DS} = 0 \text{ V})$	I _{GSS}			Į.	μΑ
Gate Threshold Voltage	V (#5)		1.6		V
$(V_{DS} = 50V, I_D = 600 \text{ uA})$	V _{GS} (th)		1.0		V
Gate Quiescent Voltage	V		3.18		V
(V _{DD} = 50 V, I _{DQ} = 20 mA, Measured in Functional Test)	$V_{GS(Q)}$		3.10		V


 $\textbf{Load Mismatch (In Innogration Test Fixture, 50 ohm system):} \quad V_{DD} = 50 \text{ Vdc}, \ I_{DQ} = 20 \text{mA}, \ f = 1030 \text{MHz}, \ pulse \ width: 10 us, \ duty \ and \ various in the property of the property$

cycle:10%, Pout=150W

VSWR: > 7:1 at All Phase Angles	No Device Degradation
---------------------------------	-----------------------

TYPICAL CHARACTERISTICS

Figure 1: Pulsed CW Gain and Power Efficiency as a Function of Pout within 960-1215MHz at different drain voltage



Auto Scale Auto Scale All Divisions -1.000 -2.000 Scale/Div 1.0000 dB/div Reference Position 5 Div Reference Value -2.0000 dB Tr2 S21 Log Mag 5.000dB/ Ref 5.000dB [RT D&M] Marker -> Reference Electrical Delay 0.0000 s 5.000 Phase Offset 0.0000° Return IFBW 70 kHz Stop 1.6 GHz C? ! Start 600 MHz 2021-03-03 10:47

Figure 2: Network analyzer output S11/S21 at 50V ldq=450mA

Reference Circuit of Test Fixture Assembly Diagram (Layout file upon request, 30mil RO4350)






Table 5. Test Circuit Component Designations and Values


Designator	Comment	Footprint	Quantity
C1	3.3pF	0805	1
C2, C3, C4	33pF	0805	3
C5, C6, C7, C8,			
C9, C10, C11,	3.9pF	0603	9
C12, C15			
C13, C14, C16,	2.0pF	0603	3
C17, C18	10uF/100V	1210	2
C19	220uF/63V		1
R1	10ohm	0603	1

Package Outline

Flanged ceramic package; 2 mounting holes; 2 leads (1—DRAIN、2—GATE、3—SOURCE)







UNIT	A	b	С	D	D ₁	ш	E ₁	F	Ħ	٦	р	ø	q	U1	U_2	W ₁	W ₂
	4.72	12.83	0.15	20.02	19.96	9.50	9.53	1.14	19.94	5.33	3.38	1.70	27.94	34.16	9.91	0.25	0.51
mm	3.43	12.57	0.08	19.61	19.66	9.30	9.25	0.89	18.92	4.32	3.12	1.45	27.94	33.91	9.65	0.25	0.51
inches	0.186	0.505	0.006	0.788	0.786	0.374	0.375	0.045	0.785	0.210	0.133	0.067	1.100	1.345	0.390	0.01	0.02
inches	0.135	0.495	0.003	0.772	0.774	0.366	0.364	0.035	0.745	0.170	0.123	0.057	1.100	1.335	0.380	0.01	0.02

OUTLINE		REFERENCE		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	IOGGE BATE
PKG-B2E					03/12/2013

Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2021/3/3	Rev 1.0	Preliminary datasheet
2023/3/20	Rev 2.0	Rated P1dB increased to 150W

Application data based on LSM-21-06

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors Copyright © by Innogration (Suzhou) Co.,Ltd.