# 1.8-2.7Hz, 100W, 28V High Power RF LDMOS FETs -

# Description

The MK2510S is a 100-watt, internally matched LDMOS FETs, designed for wideband applications from 1800 to 2700MHz.

It can be used in Class AB/B and Class C for all pulsed and CW formats.

Typical Performance (on wideband board with device soldered):

## Vds=28V Idq=1A Vgs=3.2V CW

Freq (MHz)	P1dB (dBm)	P1dB (W)	P1dB Eff(%)	P1dB Gain(dB)	P3dB (dBm)	P3dB (W)	P3dB Eff(%)
1800	49.94	98.7	56.7	12.59	51.24	133.0	62.6
1950	50.48	111.7	59.3	13.71	51.58	143.8	62.7
2100	50.62	115.4	52.9	14.06	51.65	146.2	56.7
2250	50.6	114.7	50.1	14.43	51.57	143.6	53.1
2400	50.63	115.7	50.1	14.33	51.62	145.1	53.3
2550	50.39	109.4	48.4	13.78	51.32	135.4	51.0
2600	49.88	97.4	42.8	13.25	50.88	122.5	45.5
2650	50.28	106.7	46.8	13.6	51.31	135.2	49.9
2700	50.1	102.3	45.0	13.2	51.13	129.7	48.0

# Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

## Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
DrainSource Voltage	V <sub>DSS</sub>	65	Vdc
GateSource Voltage	$V_{\text{GS}}$	-10 to +10	Vdc
Operating Voltage	V <sub>dd</sub>	+32	Vdc
Storage Temperature Range	Tstg	-65 to +150	°C
Case Operating Temperature	Tc	+150	°C
Operating Junction Temperature	TJ	+225	°C

### **Table 2. Thermal Characteristics**

Characteristic	Symbol	Value	Unit	
Thermal Resistance, Junction to Case	Rejc	0.55	0 <b>0 AN</b>	
Case Temperature 80°C, DC Test	K HJC	0.55	°C/W	

## **Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22A114)	Class 2

# MK2510S



Document Number: MK2510S Preliminary Datasheet V2.0

Characteristic	Symbol	Min	Тур	Max	Unit
OC Characteristics			-		
Zero Gate Voltage Drain Leakage Current				100	
(VDS = 65V, VGS = 0 V)	DSS			100	μA
Zero Gate Voltage Drain Leakage Current				4	
(VDS = 28 V, VGS = 0 V)	I <sub>DSS</sub>				μA
GateSource Leakage Current				1	μA
(VGS = 6 V, VDS = 0 V)	I <sub>GSS</sub>				
Gate Threshold Voltage			2		v
(VDS =28V, ID = 300 μA)	V <sub>GS</sub> (th)		2		v
Gate Quiescent Voltage	N		2.0		V
(VDD = 28 V, ID = 1000 mA, Measured in Functional Test)	$V_{\text{GS}(Q)}$		3.2		
oad Mismatch (In Innogration Test Fixture, 50 ohm system): $V_{c}$	<sub>DD</sub> = 28Vdc, I <sub>DQ</sub> = 1	00 mA, f = 22	00 MHz		
VSWR 5:1 at 100W Pulsed CW Output Power	No Device D	egradation			

### Table 4. Electrical Characteristics (TA = 25 C unless otherwise noted)


#### E5071C Network Analyzer 1 Active Ch/Trace 2 Res 4 Mkr/Anal 5 Instr State 3 Stimule 5.000dB/ 13.00dB [RT] s21 Ref Loa Mag 38.00 GHz dB dB dB dB dB dB dB 33.00 GHZ 833 GHZ 15. 14 28.00 GHZ GHZ 3000000 110 13 12 23.00 5000000 GHz 584 18.00 <mark>6</mark> ∇ 43 13.00) 2 4 4 45 8.000 3.000 -2.000 Tr2 S11 Log Mag 5.000dB/ Ref 0.000dB [F1] 2.0000000 GHz -3.8588 dB 2.1000000 GHz -5.3498 dB 2.2000000 GHz -5.1389 dB 2.3000000 GHz -3.6311 dB 2.4000000 GHz -2.4810 dB 2.5000000 GHz -1.8881 dB 20.00 15.00 4 5 >6 10.00 <mark>6</mark>∀ 0.000 -5.000 A 4 <u>|</u>|1 A 12 -10.00 -20.00 -25.00 Stop 2.7 GHz Cor ! 1 Start 1.8 GHz IFBW 70 kHz

# TYPICAL CHARACTERISTICS

Figure 1. Network analyzer output S11/S21, Idq=1A, Vds=28V

Document Number: MK2510S Preliminary Datasheet V2.0

# Reference Circuit of Test Fixture Assembly Diagram (Layout file upon request)





Component	Description	Suggestion
СО	470uF/63V	
C1,C2	10uF	1210
C3,C4,C5,C6	15pF	MQ101111
R1	Chip Resistor,10Ω	0805
РСВ	30 Mil Rogers 4350B	


Document Number: MK2510S Preliminary Datasheet V2.0

# Package Outline

# Earless flanged ceramic package; 2 leads







0 5 10 mm \_\_\_\_\_\_scale

UNIT	A	b	с	D	D1	E	E1	F	Н	L	Q	U1	U <sub>2</sub>	W <sub>2</sub>
mm	4.72	12.83	0.15	20.02	19.96	9.50	9.53	1.14	19.94	5.33	1.70	20.70	9.91	0.25
	3.43	12.57	0.08	19.61	19.66	9.30	9.25	0.89	18.92	4.32	1.45	20.45	9.65	0.25
inches	0.186	0.505	0.006	0.788	0.786	0.374	0.375	0.045	0.785	0.210	0.067	0.815	0.390	0.010
	0.135	0.495	0.003	0.772	0.774	0.366	0.364	0.035	0.745	0.170	0.057	0.805	0.380	0.010

OUTLINE		REFE	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ICCCE DATE
PKG-B2						03/12/2013

# **Revision history**

### Table 5. Document revision history

Date	Revision	Datasheet Status
2023/5/15	Rev 1.0	Preliminary Datasheet Creation
2023/7/8	Rev 2.0	Extend the full band support to 1.8-2.7GHz

Application data based on SXY-23-27

## Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors Copyright © by Innogration (Suzhou) Co.,Ltd.