MK0535VPXS-F LDMOS TRANSISTOR

Preliminary Datasheet V1.0

300W, HF-0.5Hz 50V High Power RF LDMOS

Description

The MK0535VPXS-F is a 300W Push Pull 50V LDMOS, unmatched for any applications within HF-0.5GHz

It supports CW, and pulsed and any modulated signal at either saturated or linear application.

It can be the drop-in replacement of its equivalent 300W VDMOS like

BLF278/MRF151G/VRF151G with higher efficiency, improved thermal performance and stability.

Typical performance(on Innogration test board with device soldered)

Signal: CW, Vgs=3.44v,Vds=50v,Idg=300mA

Freq(MHz)	Pin(dBm)	Pout(dBm)	Pout(W)	lds(A)	Gain(dB)	Eff(%)
175	35.5	55.5	355	9.5	20	75

Features

- · High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- · Excellent thermal stability, low HCI drift

Suitable Applications

- 30-88MHz (Ground communication)
- 54-88MHz (TV VHF I)
- 88-108MHz (FM)
- 160-230MHz (TV VHF III)
- 136-174MHz (Commercial ground communication)

Table 1. Maximum Ratings

Symbol Rating Value Unit Vdc Drain--Source Voltage VDSS +125 Gate--Source Voltage V_{GS} -10 to +10 Vdc **Operating Voltage** V_{DD} Vdc +55 °C Storage Temperature Range -65 to +150 Tstg Case Operating Temperature To +150 °C **Operating Junction Temperature** ТJ +225 °C **Table 2. Thermal Characteristics** Characteristic Symbol Value Unit

	0,	, and o	0		
Thermal Resistance, Junction to Case	Pair	TBD	°C/W		
T_c = 85°C, T_J =200°C, DC test	Rejc	UGI	-C/VV		
Table 3 ESD Protection Characteristics					

able 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22A114)	Class 2

Table 4. Electrical Characteristics ($T_A = 25$ °C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit

DC Characteristics (per half section)

GATE GATE DRAIN DRAIN

- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- · Pb-free, RoHS-compliant
- Laser Exciter
- Synchrotron
- MRI
- Plasma generator
- Weather Radar

MK0535VPXS-F LDMOS TRANSISTOR

Preliminary Datasheet V1.0

Drain-Source Voltage	V _{(BR)DSS}		135		V
V_{GS} =0, I _{DS} =1.0Ma					
Zero Gate Voltage Drain Leakage Current	IDSS			1	μA
$(V_{DS} = 75V, V_{GS} = 0 V)$	1033				μι
Zero Gate Voltage Drain Leakage Current				1	٨
$(V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0 \text{ V})$	I _{DSS}				μΑ
GateSource Leakage Current					
$(V_{GS} = 10 \text{ V}, \text{ V}_{DS} = 0 \text{ V})$	I _{GSS}			1	μA
Gate Threshold Voltage	M (u)		2.65		V
$(V_{DS} = 50V, I_D = 600 \ \mu A)$	$V_{GS}(th)$		2.05		v
Gate Quiescent Voltage	$V_{GS(Q)}$		3.44		V
(V_{DD} = 50 V, I_D = 300 mA, Measured in Functional Test)					V
Drain source on state resistance	Rds(on)				
(Vds=0.1V, Vgs=10V)					mΩ
Common Source Input Capacitance	C _{ISS}				»Г
$(V_{GS} = 0V, V_{DS} = 50 V, f = 1 MHz)$					pF
Common Source Output Capacitance	C _{oss}				~ Г
$(V_{GS} = 0V, V_{DS} = 50 V, f = 1 MHz)$					pF
Common Source Feedback Capacitance	C _{RSS}				~ Г
$(V_{GS} = 0V, V_{DS} = 50 V, f = 1 MHz)$					pF

Load Mismatch (In Innogration Test Fixture, 50 ohm system): V_{DD} = 50 Vdc, I_{DQ} = 300 mA, f = 500MHz, pulse width:100us, duty

cycle:10%

Load 10:1 All phase angles, at 350W Pulsed CW Output Power No D


No Device Degradation

MK0535VPXS-F CW@175Mhz;Vgs=3.44V; Vds=50V; Idq=300mA 25 80.0 74.7 24 70.0 62 23 57.2 60.0 22.3 22.19 22.15 22 22 22 22.3 50.0 21. Gain(dB) 20.89 EFF(%) 20.48 40.0 20.06 20 19.65 29.9 19.18 30.0 19 25. 21. 20.0 18.2 18 15.3 12.8 17 10.0 38 40 42 44 46 48 50 52 54 56 Pout(dBm)


TYPICAL CHARACTERISTICS

Figure 1: CW Gain and Power Efficiency as a Function of Pout at 175MHz

Figure 2: Network analyzer output S11/S21



MK0535VPXS-F LDMOS TRANSISTOR




Reference Circuit of Test Fixture Assembly Diagram (PCB file upon request)

Table 1.	Test	Circuit	Compone	ent Desig	nations	and \	/alues ((175MHz)
	1031	onoun	Compone	int Desig	nations	ana	alues	

Component	Description	Suggested Manufacturer
C1	8.2pF	ATC800B
C2、C6、C7、C9	Ceramic multilayer capacitor, 10nF, 2KV	
C3、C4、C5、C8、C10、C11	1000pF	ATC800B
C12	2.2pF	ATC800B
R1	Chip Resistor,620Ω,1206	
R2、R3	Chip Resistor,9.1Ω,1206	
T1, T6	50Ω, 80mm	
T2、T3	17Ω, 48mm	
Τ4、Τ5	17Ω, 80mm	
L1	d=1mm	
L2	d=1mm,D=5mm,6 Turns	
РСВ	30mil thickness,Ro4350B	

Package Outline

Flanged ceramic package;



Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2021/8/23	Rev 1.0	Preliminary datasheet
2024/9/25	Rev 2.0	Finalized with LR package

Application data based on JF-21-10

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors Copyright © by Innogration (Suzhou) Co.,Ltd.