

MK0535VPXS-F LDMOS TRANSISTOR

Preliminary Datasheet V1.0

300W, HF-0.5Hz 50V High Power RF LDMOS

Description

The MK0535VPXS-F is a 300W Push Pull 50V LDMOS, unmatched for any applications within HF-0.5GHz

It supports CW, and pulsed and any modulated signal at either saturated or linear application.


It can be the drop-in replacement of its equivalent 300W VDMOS like

BLF278/MRF151G/VRF151G with higher efficiency, improved thermal performance and stability.

- Typical performance(on Innogration test board with device soldered)

Signal: CW , $V_{GS}=3.44V$, $V_{DS}=50V$, $I_{DQ}=300mA$

Freq(MHz)	Pin(dBm)	Pout(dBm)	Pout(W)	I _{ds} (A)	Gain(dB)	Eff(%)
175	35.5	55.5	355	9.5	20	75



Features

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

Suitable Applications

- 30-88MHz (Ground communication)
- 54-88MHz (TV VHF I)
- 88-108MHz (FM)
- 160-230MHz (TV VHF III)
- 136-174MHz (Commercial ground communication)
- Laser Exciter
- Synchrotron
- MRI
- Plasma generator
- Weather Radar

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain--Source Voltage	V_{DS}	+125	Vdc
Gate--Source Voltage	V_{GS}	-10 to +10	Vdc
Operating Voltage	V_{DD}	+55	Vdc
Storage Temperature Range	T_{stg}	-65 to +150	°C
Case Operating Temperature	T_c	+150	°C
Operating Junction Temperature	T_J	+225	°C

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case $T_C=85^{\circ}C$, $T_J=200^{\circ}C$, DC test	$R_{\theta JC}$	TBD	°C/W

Table 3. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22--A114)	Class 2

Table 4. Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

DC Characteristics (per half section)

MK0535VPXS-F LDMOS TRANSISTOR

Preliminary Datasheet V1.0

Drain-Source Voltage $V_{GS}=0, I_{DS}=1.0Ma$	$V_{(BR)DSS}$		135		V
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 75V, V_{GS} = 0 V)$	I_{DSS}	——	——	1	μA
Zero Gate Voltage Drain Leakage Current $(V_{DS} = 50 V, V_{GS} = 0 V)$	I_{DSS}	——	——	1	μA
Gate--Source Leakage Current $(V_{GS} = 10 V, V_{DS} = 0 V)$	I_{GSS}	——	——	1	μA
Gate Threshold Voltage $(V_{DS} = 50V, I_D = 600 \mu A)$	$V_{GS(th)}$	——	2.65	——	V
Gate Quiescent Voltage $(V_{DD} = 50 V, I_D = 300 mA, \text{Measured in Functional Test})$	$V_{GS(Q)}$	——	3.44	——	V
Drain source on state resistance $(V_{ds}=0.1V, V_{gs}=10V)$	$R_{ds(on)}$				m Ω
Common Source Input Capacitance $(V_{GS} = 0V, V_{DS} =50 V, f = 1 MHz)$	C_{ISS}				pF
Common Source Output Capacitance $(V_{GS} = 0V, V_{DS} =50 V, f = 1 MHz)$	C_{OSS}				pF
Common Source Feedback Capacitance $(V_{GS} = 0V, V_{DS} =50 V, f = 1 MHz)$	C_{RSS}				pF

Load Mismatch (In Innogration Test Fixture, 50 ohm system): $V_{DD} = 50 Vdc, I_{DQ} = 300 mA, f = 500MHz,$ pulse width:100us, duty cycle:10%

Load 10:1 All phase angles, at 350W Pulsed CW Output Power	No Device Degradation
--	-----------------------

TYPICAL CHARACTERISTICS

Figure 1: CW Gain and Power Efficiency as a Function of Pout at 175MHz





Figure 2: Network analyzer output S11/S21



MK0535VPXS-F LDMOS TRANSISTOR

Preliminary Datasheet V1.0

Reference Circuit of Test Fixture Assembly Diagram (PCB file upon request)




Table 1. Test Circuit Component Designations and Values (175MHz)


Component	Description	Suggested Manufacturer
C1	8.2pF	ATC800B
C2、C6、C7、C9	Ceramic multilayer capacitor, 10nF, 2KV	
C3、C4、C5、C8、C10、C11	1000pF	ATC800B
C12	2.2pF	ATC800B
R1	Chip Resistor, 620Ω, 1206	
R2、R3	Chip Resistor, 9.1Ω, 1206	
T1、T6	50Ω, 80mm	
T2、T3	17Ω, 48mm	
T4、T5	17Ω, 80mm	
L1	d=1mm	
L2	d=1mm, D=5mm, 6 Turns	
PCB	30mil thickness, Ro4350B	

MK0535VPXS-F LDMOS TRANSISTOR

Preliminary Datasheet V1.0

Package Outline

Flanged ceramic package;



Tolerance .XX +/-0.01 .XXX +/- .005 inches

Revision history

Table 5. Document revision history

Date	Revision	Datasheet Status
2021/8/23	Rev 1.0	Preliminary datasheet
2024/9/25	Rev 2.0	Finalized with LR package

Application data based on JF-21-10

Disclaimers

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors

Copyright © by Innogration (Suzhou) Co.,Ltd.